Sorry, you need a Java-enabled browser to see the simulation.

This circuit is a clocked set-reset flip-flop. The output only changes when the clock input is high.

Next: Master-Slave Flip-Flop
Previous: SR Flip-Flop
Index


java@falstad.com
Generated Tue Feb 23 2010